{"id":6045,"date":"2026-08-05T09:00:00","date_gmt":"2026-08-05T01:00:00","guid":{"rendered":"https:\/\/www.topfastpcb.com\/?p=6045"},"modified":"2026-08-04T22:42:02","modified_gmt":"2026-08-04T14:42:02","slug":"essential-high-speed-pcb-routing-techniques","status":"publish","type":"post","link":"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/","title":{"rendered":"Techniques essentielles de routage des circuits imprim\u00e9s haute vitesse pour les normes PCIe 5.0 et DDR5"},"content":{"rendered":"<div id=\"ez-toc-container\" class=\"ez-toc-v2_0_74 counter-hierarchy ez-toc-counter ez-toc-custom ez-toc-container-direction\">\n<div class=\"ez-toc-title-container\">\n<p class=\"ez-toc-title\" style=\"cursor:inherit\">Table des mati\u00e8res<\/p>\n<span class=\"ez-toc-title-toggle\"><\/span><\/div>\n<nav><ul class='ez-toc-list ez-toc-list-level-1' ><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-1\" href=\"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/#The_Challenge_of_Multi-Gigabit_Routing_in_Modern_Hardware\" >Le d\u00e9fi du routage multi-gigabits dans le mat\u00e9riel informatique moderne<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-2\" href=\"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/#The_Three_Pillars_of_Signal_Integrity\" >Les trois piliers de l'int\u00e9grit\u00e9 du signal<\/a><ul class='ez-toc-list-level-3' ><li class='ez-toc-heading-level-3'><a class=\"ez-toc-link ez-toc-heading-3\" href=\"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/#Strict_Impedance_Control\" >Contr\u00f4le rigoureux de l'imp\u00e9dance<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-3'><a class=\"ez-toc-link ez-toc-heading-4\" href=\"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/#Dielectric_and_Copper_Losses\" >Pertes di\u00e9lectriques et pertes dans le cuivre<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-3'><a class=\"ez-toc-link ez-toc-heading-5\" href=\"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/#Crosstalk_and_Return_Paths\" >Diaphonie et voies de retour<\/a><\/li><\/ul><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-6\" href=\"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/#How_to_Route_High_Speed_Signals_Step-by-Step_Guidelines\" >Comment acheminer des signaux \u00e0 haut d\u00e9bit (instructions \u00e9tape par \u00e9tape)<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-7\" href=\"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/#Material_Selection_for_PCIe_50_and_DDR5\" >Choix des mat\u00e9riaux pour les normes PCIe 5.0 et DDR5<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-8\" href=\"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/#Understanding_the_Eye_Diagram\" >Comprendre le diagramme en \u0153il<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-9\" href=\"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/#Frequently_Asked_Questions_FAQ\" >Foire aux questions (FAQ)<\/a><\/li><li class='ez-toc-page-1 ez-toc-heading-level-2'><a class=\"ez-toc-link ez-toc-heading-10\" href=\"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/#Conclusion\" >Conclusion<\/a><\/li><\/ul><\/nav><\/div>\n<h2><span class=\"ez-toc-section\" id=\"The_Challenge_of_Multi-Gigabit_Routing_in_Modern_Hardware\"><\/span>Le d\u00e9fi du routage multi-gigabits dans le mat\u00e9riel informatique moderne<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p>Nous sommes officiellement entr\u00e9s dans une \u00e8re o\u00f9 la conception num\u00e9rique est intrins\u00e8quement analogique. Avec l'adoption d'interfaces multi-gigabits telles que le PCIe 5.0 (32 GT\/s) et la DDR5 (jusqu'\u00e0 8 400 MT\/s), les signaux ne se comportent plus comme de simples \u00e9tats binaires. Au contraire, ils se propagent sous forme d\u2019ondes \u00e9lectromagn\u00e9tiques complexes, ce qui les rend extr\u00eamement sensibles \u00e0 la g\u00e9om\u00e9trie physique de votre carte de circuit imprim\u00e9.<\/p>\n<p>\u00c0 ces fr\u00e9quences extr\u00eames, chaque via, chaque courbe d'une piste et chaque l\u00e9g\u00e8re variation d'\u00e9paisseur di\u00e9lectrique constituent un point potentiel de d\u00e9gradation du signal. Dans cette analyse technique approfondie, nous allons explorer les <strong>techniques de routage des circuits imprim\u00e9s \u00e0 haute vitesse<\/strong> indispensables pour pr\u00e9server l'int\u00e9grit\u00e9 du signal (SI), garantir un diagramme d'\u0153il ouvert et assurer que vos conceptions de pointe d\u00e9marrent parfaitement d\u00e8s la premi\u00e8re ex\u00e9cution.<\/p>\n<div style=\"text-align: center;\"><img loading=\"lazy\" decoding=\"async\" src=\"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques.jpg\" alt=\"Techniques essentielles de routage des circuits imprim\u00e9s \u00e0 haute vitesse\" width=\"600\" height=\"304\" class=\"aligncenter size-full wp-image-6292\" srcset=\"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques.jpg 600w, https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-300x152.jpg 300w, https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-18x9.jpg 18w\" sizes=\"auto, (max-width: 600px) 100vw, 600px\" \/><\/div>\n<h2><span class=\"ez-toc-section\" id=\"The_Three_Pillars_of_Signal_Integrity\"><\/span>Les trois piliers de l'int\u00e9grit\u00e9 du signal<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p>Avant de tracer la moindre piste, le routage \u00e0 haute vitesse exige une base irr\u00e9prochable. L'int\u00e9grit\u00e9 du signal \u00e0 des d\u00e9bits de plusieurs gigabits repose sur trois piliers fondamentaux : le contr\u00f4le de l'imp\u00e9dance, la minimisation des pertes et l'att\u00e9nuation de la diaphonie.<\/p>\n<div style=\"text-align: center;\"><img loading=\"lazy\" decoding=\"async\" src=\"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-1.jpg\" alt=\"Techniques essentielles de routage des circuits imprim\u00e9s \u00e0 haute vitesse\" width=\"600\" height=\"293\" class=\"aligncenter size-full wp-image-6293\" srcset=\"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-1.jpg 600w, https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-1-300x147.jpg 300w, https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-1-18x9.jpg 18w\" sizes=\"auto, (max-width: 600px) 100vw, 600px\" \/><\/div>\n<h3><span class=\"ez-toc-section\" id=\"Strict_Impedance_Control\"><\/span>Contr\u00f4le rigoureux de l'imp\u00e9dance<span class=\"ez-toc-section-end\"><\/span><\/h3>\n<p>Pour le PCIe 5.0, l\u2019imp\u00e9dance diff\u00e9rentielle est g\u00e9n\u00e9ralement fix\u00e9e \u00e0 85 ohms (\u00b110%), tandis que les signaux asym\u00e9triques DDR5 visent une imp\u00e9dance comprise entre 40 et 50 ohms, selon la norme JEDEC sp\u00e9cifique. L\u2019imp\u00e9dance est d\u00e9termin\u00e9e par la largeur des pistes, leur espacement et la distance par rapport au plan de r\u00e9f\u00e9rence. M\u00eame des \u00e9carts de fabrication mineurs, tels qu\u2019une gravure excessive du cuivre, peuvent entra\u00eener des d\u00e9sadaptations d\u2019imp\u00e9dance, provoquant des r\u00e9flexions de signal (perte de retour).<\/p>\n<h3><span class=\"ez-toc-section\" id=\"Dielectric_and_Copper_Losses\"><\/span>Pertes di\u00e9lectriques et pertes dans le cuivre<span class=\"ez-toc-section-end\"><\/span><\/h3>\n<p>\u00c0 16 GHz (la fr\u00e9quence de Nyquist du PCIe 5.0), la tangente de perte (Df) du mat\u00e9riau de votre circuit imprim\u00e9 absorbe une part importante de l'\u00e9nergie du signal, la transformant en chaleur. De plus, \u00ab l\u2019effet de peau \u00bb contraint les courants \u00e0 haute fr\u00e9quence \u00e0 circuler uniquement sur les microns les plus externes de la piste de cuivre. Les surfaces de cuivre rugueuses augmentent consid\u00e9rablement cette r\u00e9sistance, ce qui att\u00e9nue fortement le signal sur la distance.<\/p>\n<h3><span class=\"ez-toc-section\" id=\"Crosstalk_and_Return_Paths\"><\/span>Diaphonie et voies de retour<span class=\"ez-toc-section-end\"><\/span><\/h3>\n<p>Lorsque des pistes \u00e0 haute vitesse sont parall\u00e8les sur une trop grande longueur, le couplage \u00e9lectromagn\u00e9tique induit du bruit (diaphonie) dans les lignes adjacentes. Le chemin de retour est tout aussi important : les signaux haute fr\u00e9quence emprunteront toujours le chemin pr\u00e9sentant la plus faible inductance, c'est-\u00e0-dire directement sous la piste, sur le plan de r\u00e9f\u00e9rence le plus proche. Si ce plan est interrompu par une fente ou un vide, le signal \u00e9mettra des interf\u00e9rences \u00e9lectromagn\u00e9tiques (EMI) et se d\u00e9gradera consid\u00e9rablement.<\/p>\n<h2><span class=\"ez-toc-section\" id=\"How_to_Route_High_Speed_Signals_Step-by-Step_Guidelines\"><\/span>Comment acheminer des signaux \u00e0 haut d\u00e9bit (instructions \u00e9tape par \u00e9tape)<span class=\"ez-toc-section-end\"><\/span><\/h2><div class=\"schema-how-to wp-block-yoast-how-to-block\"><p class=\"schema-how-to-description\">Respectez ces r\u00e8gles techniques.<\/p> <ol class=\"schema-how-to-steps\"><li class=\"schema-how-to-step\" id=\"how-to-step-1\"><strong class=\"schema-how-to-step-name\">Garantir un plan de r\u00e9f\u00e9rence continu<\/strong> <p class=\"schema-how-to-step-text\">Ne faites jamais passer un signal \u00e0 haute vitesse au niveau d'une coupure dans le plan de masse ou le plan d'alimentation. La piste doit disposer d\u2019un plan de r\u00e9f\u00e9rence continu et ininterrompu directement en dessous sur toute sa longueur afin de maintenir une boucle de courant de retour serr\u00e9e. Si un signal doit changer de couche, veillez \u00e0 ce qu\u2019un via de transfert de masse (via de raccordement) soit plac\u00e9 juste \u00e0 c\u00f4t\u00e9 du via du signal afin d\u2019assurer un chemin de retour continu.<\/p> <\/li><li class=\"schema-how-to-step\" id=\"how-to-step-2\"><strong class=\"schema-how-to-step-name\">Optimisation des paires diff\u00e9rentielles<\/strong> <p class=\"schema-how-to-step-text\">Acheminez les paires diff\u00e9rentielles de mani\u00e8re \u00e9troitement coupl\u00e9e et parfaitement sym\u00e9trique. Si un obstacle (comme un via ou un composant) oblige la paire \u00e0 se s\u00e9parer, rapprochez-les \u00e0 nouveau d\u00e8s que possible. Maintenez l'alignement de phase (alignement des longueurs au sein de la paire) avec une tol\u00e9rance inf\u00e9rieure \u00e0 5 mils. Tout d\u00e9calage de longueur se traduit par un d\u00e9calage de synchronisation, qui transforme les signaux diff\u00e9rentiels en bruit en mode commun.<\/p> <\/li><li class=\"schema-how-to-step\" id=\"how-to-step-3\"><strong class=\"schema-how-to-step-name\">Choisissez entre la bande micro-ruban et la ligne \u00e0 ruban<\/strong> <p class=\"schema-how-to-step-text\">Microbande (couches superficielles) : vitesse de propagation plus \u00e9lev\u00e9e, mais plus sensible au rayonnement et \u00e0 la diaphonie. Convient aux longueurs de c\u00e2ble plus courtes.<br\/>Ligne \u00e0 ruban (couches internes) : la piste est prise en sandwich entre deux plans de masse\/d'alimentation. Elle offre un excellent blindage contre les interf\u00e9rences \u00e9lectromagn\u00e9tiques (EMI) et r\u00e9duit la diaphonie. Pour les signaux multi-gigabits tels que le PCIe 5.0, le routage en ligne \u00e0 ruban interne est vivement recommand\u00e9.<\/p> <\/li><li class=\"schema-how-to-step\" id=\"how-to-step-4\"><strong class=\"schema-how-to-step-name\">Appliquer la r\u00e8gle des 3W\/5W<\/strong> <p class=\"schema-how-to-step-text\">Pour limiter la diaphonie, respectez une distance d'au moins 3 fois la largeur de la piste (3W) entre les pistes asym\u00e9triques haute vitesse adjacentes. Pour les paires diff\u00e9rentielles critiques telles que celles du PCIe 5.0, visez un espacement de 5W par rapport aux signaux voisins afin d'\u00e9viter la diaphonie de proximit\u00e9 (NEXT) et la diaphonie de lointain (FEXT).<\/p> <\/li><li class=\"schema-how-to-step\" id=\"how-to-step-5\"><strong class=\"schema-how-to-step-name\">\u00c9vitez les coudes \u00e0 90 degr\u00e9s<\/strong> <p class=\"schema-how-to-step-text\">Les angles vifs entra\u00eenent une variation brusque de la capacit\u00e9 des pistes, ce qui provoque des discontinuit\u00e9s d'imp\u00e9dance. Utilisez des arcs lisses ou des courbes chanfrein\u00e9es \u00e0 45 degr\u00e9s pour tous les trac\u00e9s \u00e0 haute vitesse.<\/p> <\/li><li class=\"schema-how-to-step\" id=\"how-to-step-6\"><strong class=\"schema-how-to-step-name\">G\u00e9rer les \u00ab stubs \u00bb via le \u00ab backdrilling \u00bb<\/strong> <p class=\"schema-how-to-step-text\">Lorsqu'un signal passe de la couche 1 \u00e0 la couche 3 sur un circuit imprim\u00e9 \u00e0 10 couches, le cylindre de cuivre restant entre la couche 3 et la couche 10 agit comme une antenne. Cela cr\u00e9e un tron\u00e7on r\u00e9sonnant qui d\u00e9truit compl\u00e8tement les signaux multi-gigabits en g\u00e9n\u00e9rant des creux profonds dans la r\u00e9ponse en fr\u00e9quence. Vous devez sp\u00e9cifier <strong>per\u00e7age en retrait<\/strong> (per\u00e7age \u00e0 profondeur contr\u00f4l\u00e9e) pour retirer physiquement ces micro-vias inutilis\u00e9s. Vous pouvez \u00e9galement recourir \u00e0 la [fabrication de circuits imprim\u00e9s HDI sur n'importe quelle couche](\/mastering-any-layer-hdi-pcb-manufacturing) afin d'utiliser des micro-vias aveugles et d'\u00e9viter ainsi compl\u00e8tement ces micro-vias.<\/p> <\/li><\/ol><\/div><p>Mise en \u0153uvre de techniques avanc\u00e9es <strong>techniques de routage des circuits imprim\u00e9s \u00e0 haute vitesse<\/strong> n\u00e9cessite le respect rigoureux des r\u00e8gles de conception physique. Suivez les \u00e9tapes suivantes lors du routage de la m\u00e9moire ou des interfaces s\u00e9rie haut d\u00e9bit.<\/p>\n<div style=\"text-align: center;\"><img loading=\"lazy\" decoding=\"async\" src=\"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-2.jpg\" alt=\"Techniques essentielles de routage des circuits imprim\u00e9s \u00e0 haute vitesse\" width=\"600\" height=\"289\" class=\"aligncenter size-full wp-image-6294\" srcset=\"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-2.jpg 600w, https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-2-300x145.jpg 300w, https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-2-18x9.jpg 18w\" sizes=\"auto, (max-width: 600px) 100vw, 600px\" \/><\/div>\n<h2><span class=\"ez-toc-section\" id=\"Material_Selection_for_PCIe_50_and_DDR5\"><\/span>Choix des mat\u00e9riaux pour les normes PCIe 5.0 et DDR5<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p>Le FR4 standard atteint ses limites \u00e0 32 GT\/s. On ne peut pas r\u00e9soudre par le routage ce que la physique rend impossible. Pour le PCIe 5.0 et la DDR5, il faut changer de substrat de circuit imprim\u00e9.<\/p>\n<ul>\n<li><strong>Stratifi\u00e9s \u00e0 tr\u00e8s faibles pertes<\/strong>: Pr\u00e9cisez des mat\u00e9riaux tels que le Panasonic Megtron 6, le Megtron 7 ou les stratifi\u00e9s haute fr\u00e9quence Rogers. Ces mat\u00e9riaux offrent une tangente de perte extr\u00eamement faible (Df &lt; 0,004) et une constante di\u00e9lectrique tr\u00e8s stable sur de larges bandes de fr\u00e9quences.<\/li>\n<li><strong>Cuivre \u00e0 profil ultra-bas (ULP)<\/strong>: Pour lutter contre l'effet de peau, il convient d'utiliser des feuilles de cuivre parfaitement lisses (souvent appel\u00e9es HVLP \u2013 Hyper Very Low Profile). Le cuivre rugueux agit comme des ralentisseurs microscopiques pour les signaux \u00e0 haute fr\u00e9quence.<\/li>\n<\/ul>\n<p>Si votre conception exige \u00e9galement une flexibilit\u00e9 m\u00e9canique dynamique, garantir l'int\u00e9grit\u00e9 du signal devient encore plus complexe. Consultez nos conseils sur <a href=\"\/fr\/blog\/navigating-rigid-flex-pcb-design-rules\/\">Comprendre les r\u00e8gles de conception des circuits imprim\u00e9s rigides-flexibles<\/a> pour comprendre comment le polyimide influe sur l'imp\u00e9dance.<\/p>\n<h2><span class=\"ez-toc-section\" id=\"Understanding_the_Eye_Diagram\"><\/span>Comprendre le diagramme en \u0153il<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p>Lorsqu\u2019ils \u00e9valuent un circuit d\u2019interconnexion \u00e0 haute vitesse, les ing\u00e9nieurs examinent le \u00ab diagramme en \u0153il \u00bb. Un \u00ab \u0153il \u00bb ouvert indique un signal en bon \u00e9tat, avec une distinction nette entre les 1 et les 0 et une marge de synchronisation suffisante. Un \u00ab \u0153il ferm\u00e9 \u00bb signifie que la gigue et l\u2019att\u00e9nuation ont d\u00e9truit le signal. L\u2019application des techniques d\u00e9crites ci-dessus \u2014 notamment la r\u00e9duction des pertes et de la diaphonie \u2014 est le seul moyen de maintenir l\u2019\u0153il ouvert aux vitesses PCIe 5.0.<\/p>\n<h2><span class=\"ez-toc-section\" id=\"Frequently_Asked_Questions_FAQ\"><\/span>Foire aux questions (FAQ)<span class=\"ez-toc-section-end\"><\/span><\/h2><div class=\"schema-faq wp-block-yoast-faq-block\"><div class=\"schema-faq-section\" id=\"faq-question-1\"><strong class=\"schema-faq-question\">Pourquoi le routage de la DDR5 est-il plus complexe que celui de la DDR4 ?<\/strong> <p class=\"schema-faq-answer\">La m\u00e9moire DDR5 fonctionne \u00e0 des d\u00e9bits de donn\u00e9es bien plus \u00e9lev\u00e9s et utilise une architecture diff\u00e9rente, comportant deux canaux ind\u00e9pendants de 32 bits par module DIMM. Elle n\u00e9cessite un alignement des longueurs beaucoup plus pr\u00e9cis, un contr\u00f4le d'imp\u00e9dance plus strict et des r\u00e9seaux d'alimentation (PDN) hautement optimis\u00e9s directement sur la carte m\u00e8re pour prendre en charge son circuit int\u00e9gr\u00e9 de gestion de l'alimentation (PMIC) int\u00e9gr\u00e9 \u00e0 la puce.<\/p> <\/div> <div class=\"schema-faq-section\" id=\"faq-question-2\"><strong class=\"schema-faq-question\">Quelle est la longueur maximale d'une piste pour un signal PCIe 5.0 ?<\/strong> <p class=\"schema-faq-answer\">Sans conditionnement actif du signal (comme des retimers ou des redrivers), les signaux PCIe 5.0 sont extr\u00eamement sensibles aux pertes. En fonction du mat\u00e9riau utilis\u00e9 pour votre circuit imprim\u00e9, la longueur maximale absolue d'une piste avant que le signal ne se d\u00e9grade de mani\u00e8re irr\u00e9versible se situe g\u00e9n\u00e9ralement entre 5 et 8 pouces.<\/p> <\/div> <div class=\"schema-faq-section\" id=\"faq-question-3\"><strong class=\"schema-faq-question\">Ai-je vraiment besoin de \u00ab teardrops \u00bb sur les vias \u00e0 haute vitesse ?<\/strong> <p class=\"schema-faq-answer\">Oui. Les \u00ab teardrops \u00bb assurent une transition en douceur du cuivre entre la piste et la pastille de via. Cela r\u00e9duit le risque de rupture lors du per\u00e7age pendant la fabrication et \u00e9vite une discontinuit\u00e9 soudaine d'imp\u00e9dance au niveau de la jonction du via.<\/p> <\/div> <\/div><h2><span class=\"ez-toc-section\" id=\"Conclusion\"><\/span>Conclusion<span class=\"ez-toc-section-end\"><\/span><\/h2>\n<p>\u00c0 l'heure o\u00f9 nous entrons dans l'\u00e8re du PCIe 5.0 et de la DDR5, la marge d'erreur dans la conception des circuits imprim\u00e9s a disparu. Ma\u00eetriser <strong>techniques de routage des circuits imprim\u00e9s \u00e0 haute vitesse<\/strong> Ce n'est plus une option : c'est une condition pr\u00e9alable indispensable pour l'\u00e9lectronique moderne. En appliquant un contr\u00f4le rigoureux de l'imp\u00e9dance, en utilisant des mat\u00e9riaux \u00e0 tr\u00e8s faibles pertes, en \u00e9liminant les branches de via et en prot\u00e9geant sans compromis les voies de retour, vous pouvez garantir que votre mat\u00e9riel atteigne une bande passante maximale sans subir de d\u00e9gradation du signal.<\/p>","protected":false},"excerpt":{"rendered":"<p>D\u00e9couvrez les techniques essentielles de routage des circuits imprim\u00e9s haute vitesse permettant d'am\u00e9liorer l'int\u00e9grit\u00e9 du signal et de r\u00e9duire les risques li\u00e9s \u00e0 la conception. Cet article aborde le contr\u00f4le de l'imp\u00e9dance, le routage des paires diff\u00e9rentielles, l'optimisation des chemins de retour, l'adaptation des longueurs, la gestion des vias, ainsi que d'autres strat\u00e9gies cl\u00e9s de conception de circuits imprim\u00e9s pour les applications haute vitesse.<\/p>","protected":false},"author":1,"featured_media":6295,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_yoast_wpseo_focuskw":"high speed PCB routing techniques","_yoast_wpseo_title":"Essential High-Speed PCB Routing Techniques for Better Signal Integrity","_yoast_wpseo_metadesc":"essential high-speed PCB routing techniques, including impedance control, differential pair routing, length matching, and crosstalk reduction for reliable signal integrity.","footnotes":""},"categories":[108],"tags":[499,502,497,501,498,500],"class_list":["post-6045","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-news","tag-ddr5","tag-eye-diagram","tag-high-speed-pcb-2","tag-pcb-routing","tag-pcie-5-0","tag-signal-integrity"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v25.1 - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\n<title>Essential High-Speed PCB Routing Techniques for Better Signal Integrity<\/title>\n<meta name=\"description\" content=\"essential high-speed PCB routing techniques, including impedance control, differential pair routing, length matching, and crosstalk reduction for reliable signal integrity.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/\" \/>\n<meta property=\"og:locale\" content=\"fr_FR\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Essential High-Speed PCB Routing Techniques for Better Signal Integrity\" \/>\n<meta property=\"og:description\" content=\"essential high-speed PCB routing techniques, including impedance control, differential pair routing, length matching, and crosstalk reduction for reliable signal integrity.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/\" \/>\n<meta property=\"og:site_name\" content=\"Topfastpcb\" \/>\n<meta property=\"article:published_time\" content=\"2026-08-05T01:00:00+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-3.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"600\" \/>\n\t<meta property=\"og:image:height\" content=\"327\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"\u6258\u666e\u6cd5\u65af\u7279\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"\u00c9crit par\" \/>\n\t<meta name=\"twitter:data1\" content=\"\u6258\u666e\u6cd5\u65af\u7279\" \/>\n\t<meta name=\"twitter:label2\" content=\"Dur\u00e9e de lecture estim\u00e9e\" \/>\n\t<meta name=\"twitter:data2\" content=\"6 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/\"},\"author\":{\"name\":\"\u6258\u666e\u6cd5\u65af\u7279\",\"@id\":\"https:\/\/www.topfastpcb.com\/#\/schema\/person\/39870874f1c329f3cd3693593dbdce3a\"},\"headline\":\"Essential High Speed PCB Routing Techniques for PCIe 5.0 and DDR5\",\"datePublished\":\"2026-08-05T01:00:00+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/\"},\"wordCount\":1132,\"publisher\":{\"@id\":\"https:\/\/www.topfastpcb.com\/#organization\"},\"image\":{\"@id\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-3.jpg\",\"keywords\":[\"DDR5\",\"Eye Diagram\",\"High Speed PCB\",\"PCB Routing\",\"PCIe 5.0\",\"Signal Integrity\"],\"articleSection\":[\"News\"],\"inLanguage\":\"fr-FR\"},{\"@type\":[\"WebPage\",\"FAQPage\"],\"@id\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/\",\"url\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/\",\"name\":\"Essential High-Speed PCB Routing Techniques for Better Signal Integrity\",\"isPartOf\":{\"@id\":\"https:\/\/www.topfastpcb.com\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-3.jpg\",\"datePublished\":\"2026-08-05T01:00:00+00:00\",\"description\":\"essential high-speed PCB routing techniques, including impedance control, differential pair routing, length matching, and crosstalk reduction for reliable signal integrity.\",\"breadcrumb\":{\"@id\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#breadcrumb\"},\"inLanguage\":\"fr-FR\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#primaryimage\",\"url\":\"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-3.jpg\",\"contentUrl\":\"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-3.jpg\",\"width\":600,\"height\":327,\"caption\":\"Essential High Speed PCB Routing Techniques\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"\u9996\u9875\",\"item\":\"https:\/\/www.topfastpcb.com\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Essential High Speed PCB Routing Techniques for PCIe 5.0 and DDR5\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/www.topfastpcb.com\/#website\",\"url\":\"https:\/\/www.topfastpcb.com\/\",\"name\":\"Topfastpcb\",\"description\":\"Topfast Prime Choice for Global Electronics Manufacturing\",\"publisher\":{\"@id\":\"https:\/\/www.topfastpcb.com\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/www.topfastpcb.com\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"fr-FR\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/www.topfastpcb.com\/#organization\",\"name\":\"Topfastpcb\",\"url\":\"https:\/\/www.topfastpcb.com\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"fr-FR\",\"@id\":\"https:\/\/www.topfastpcb.com\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/02\/cropped-topfast-logo.png\",\"contentUrl\":\"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/02\/cropped-topfast-logo.png\",\"width\":144,\"height\":56,\"caption\":\"Topfastpcb\"},\"image\":{\"@id\":\"https:\/\/www.topfastpcb.com\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/www.topfastpcb.com\/#\/schema\/person\/39870874f1c329f3cd3693593dbdce3a\",\"name\":\"\u6258\u666e\u6cd5\u65af\u7279\",\"sameAs\":[\"http:\/\/www.topfastpcb.com\"],\"url\":\"https:\/\/www.topfastpcb.com\/fr\/blog\/author\/admin\/\"},{\"@type\":\"HowTo\",\"@id\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#howto-1\",\"name\":\"Essential High Speed PCB Routing Techniques for PCIe 5.0 and DDR5\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#article\"},\"description\":\"\",\"step\":[{\"@type\":\"HowToStep\",\"url\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#how-to-step-3\",\"name\":\"Choose Between Microstrip and Stripline\",\"itemListElement\":[{\"@type\":\"HowToDirection\",\"text\":\"Microstrip (Surface Layers): Faster propagation speed, but higher radiation and crosstalk susceptibility. Suitable for shorter runs.<br\/>Stripline (Internal Layers): The trace is sandwiched between two ground\/power planes. Offers excellent EMI shielding and lower crosstalk. For multi-gigabit signals like PCIe 5.0, internal stripline routing is highly recommended.\"}]},{\"@type\":\"HowToStep\",\"url\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#how-to-step-4\",\"name\":\"Choose Between Microstrip and Stripline\",\"itemListElement\":[{\"@type\":\"HowToDirection\",\"text\":\"Microstrip (Surface Layers): Faster propagation speed, but higher radiation and crosstalk susceptibility. Suitable for shorter runs.<br\/>Stripline (Internal Layers): The trace is sandwiched between two ground\/power planes. Offers excellent EMI shielding and lower crosstalk. For multi-gigabit signals like PCIe 5.0, internal stripline routing is highly recommended.\"}]},{\"@type\":\"HowToStep\",\"url\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#how-to-step-5\",\"name\":\"Choose Between Microstrip and Stripline\",\"itemListElement\":[{\"@type\":\"HowToDirection\",\"text\":\"Microstrip (Surface Layers): Faster propagation speed, but higher radiation and crosstalk susceptibility. Suitable for shorter runs.<br\/>Stripline (Internal Layers): The trace is sandwiched between two ground\/power planes. Offers excellent EMI shielding and lower crosstalk. For multi-gigabit signals like PCIe 5.0, internal stripline routing is highly recommended.\"}]},{\"@type\":\"HowToStep\",\"url\":\"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#how-to-step-6\",\"name\":\"Manage Via Stubs via Backdrilling\",\"itemListElement\":[{\"@type\":\"HowToDirection\",\"text\":\"When a signal transitions from layer 1 to layer 3 on a 10-layer board, the remaining copper barrel from layer 3 to layer 10 acts as an antenna. This creates a resonant stub that utterly destroys multi-gigabit signals by creating deep notches in the frequency response. You must specify <strong>backdrilling<\/strong> (controlled depth drilling) to physically remove these unused via stubs. Alternatively, leverage [Any Layer HDI PCB Manufacturing](\/mastering-any-layer-hdi-pcb-manufacturing) to use blind microvias and avoid stubs altogether.\"}]}],\"inLanguage\":\"fr-FR\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Essential High-Speed PCB Routing Techniques for Better Signal Integrity","description":"essential high-speed PCB routing techniques, including impedance control, differential pair routing, length matching, and crosstalk reduction for reliable signal integrity.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/","og_locale":"fr_FR","og_type":"article","og_title":"Essential High-Speed PCB Routing Techniques for Better Signal Integrity","og_description":"essential high-speed PCB routing techniques, including impedance control, differential pair routing, length matching, and crosstalk reduction for reliable signal integrity.","og_url":"https:\/\/www.topfastpcb.com\/fr\/blog\/essential-high-speed-pcb-routing-techniques\/","og_site_name":"Topfastpcb","article_published_time":"2026-08-05T01:00:00+00:00","og_image":[{"width":600,"height":327,"url":"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-3.jpg","type":"image\/jpeg"}],"author":"\u6258\u666e\u6cd5\u65af\u7279","twitter_card":"summary_large_image","twitter_misc":{"\u00c9crit par":"\u6258\u666e\u6cd5\u65af\u7279","Dur\u00e9e de lecture estim\u00e9e":"6 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#article","isPartOf":{"@id":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/"},"author":{"name":"\u6258\u666e\u6cd5\u65af\u7279","@id":"https:\/\/www.topfastpcb.com\/#\/schema\/person\/39870874f1c329f3cd3693593dbdce3a"},"headline":"Essential High Speed PCB Routing Techniques for PCIe 5.0 and DDR5","datePublished":"2026-08-05T01:00:00+00:00","mainEntityOfPage":{"@id":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/"},"wordCount":1132,"publisher":{"@id":"https:\/\/www.topfastpcb.com\/#organization"},"image":{"@id":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#primaryimage"},"thumbnailUrl":"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-3.jpg","keywords":["DDR5","Eye Diagram","High Speed PCB","PCB Routing","PCIe 5.0","Signal Integrity"],"articleSection":["News"],"inLanguage":"fr-FR"},{"@type":["WebPage","FAQPage"],"@id":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/","url":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/","name":"Essential High-Speed PCB Routing Techniques for Better Signal Integrity","isPartOf":{"@id":"https:\/\/www.topfastpcb.com\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#primaryimage"},"image":{"@id":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#primaryimage"},"thumbnailUrl":"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-3.jpg","datePublished":"2026-08-05T01:00:00+00:00","description":"essential high-speed PCB routing techniques, including impedance control, differential pair routing, length matching, and crosstalk reduction for reliable signal integrity.","breadcrumb":{"@id":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#breadcrumb"},"inLanguage":"fr-FR","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/"]}]},{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#primaryimage","url":"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-3.jpg","contentUrl":"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/08\/Essential-High-Speed-PCB-Routing-Techniques-3.jpg","width":600,"height":327,"caption":"Essential High Speed PCB Routing Techniques"},{"@type":"BreadcrumbList","@id":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"\u9996\u9875","item":"https:\/\/www.topfastpcb.com\/"},{"@type":"ListItem","position":2,"name":"Essential High Speed PCB Routing Techniques for PCIe 5.0 and DDR5"}]},{"@type":"WebSite","@id":"https:\/\/www.topfastpcb.com\/#website","url":"https:\/\/www.topfastpcb.com\/","name":"Topfastpcb","description":"Topfast Prime Choice for Global Electronics Manufacturing","publisher":{"@id":"https:\/\/www.topfastpcb.com\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/www.topfastpcb.com\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"fr-FR"},{"@type":"Organization","@id":"https:\/\/www.topfastpcb.com\/#organization","name":"Topfastpcb","url":"https:\/\/www.topfastpcb.com\/","logo":{"@type":"ImageObject","inLanguage":"fr-FR","@id":"https:\/\/www.topfastpcb.com\/#\/schema\/logo\/image\/","url":"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/02\/cropped-topfast-logo.png","contentUrl":"https:\/\/www.topfastpcb.com\/wp-content\/uploads\/2026\/02\/cropped-topfast-logo.png","width":144,"height":56,"caption":"Topfastpcb"},"image":{"@id":"https:\/\/www.topfastpcb.com\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/www.topfastpcb.com\/#\/schema\/person\/39870874f1c329f3cd3693593dbdce3a","name":"\u6258\u666e\u6cd5\u65af\u7279","sameAs":["http:\/\/www.topfastpcb.com"],"url":"https:\/\/www.topfastpcb.com\/fr\/blog\/author\/admin\/"},{"@type":"HowTo","@id":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#howto-1","name":"Essential High Speed PCB Routing Techniques for PCIe 5.0 and DDR5","mainEntityOfPage":{"@id":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#article"},"description":"","step":[{"@type":"HowToStep","url":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#how-to-step-3","name":"Choose Between Microstrip and Stripline","itemListElement":[{"@type":"HowToDirection","text":"Microstrip (Surface Layers): Faster propagation speed, but higher radiation and crosstalk susceptibility. Suitable for shorter runs.<br\/>Stripline (Internal Layers): The trace is sandwiched between two ground\/power planes. Offers excellent EMI shielding and lower crosstalk. For multi-gigabit signals like PCIe 5.0, internal stripline routing is highly recommended."}]},{"@type":"HowToStep","url":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#how-to-step-4","name":"Choose Between Microstrip and Stripline","itemListElement":[{"@type":"HowToDirection","text":"Microstrip (Surface Layers): Faster propagation speed, but higher radiation and crosstalk susceptibility. Suitable for shorter runs.<br\/>Stripline (Internal Layers): The trace is sandwiched between two ground\/power planes. Offers excellent EMI shielding and lower crosstalk. For multi-gigabit signals like PCIe 5.0, internal stripline routing is highly recommended."}]},{"@type":"HowToStep","url":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#how-to-step-5","name":"Choose Between Microstrip and Stripline","itemListElement":[{"@type":"HowToDirection","text":"Microstrip (Surface Layers): Faster propagation speed, but higher radiation and crosstalk susceptibility. Suitable for shorter runs.<br\/>Stripline (Internal Layers): The trace is sandwiched between two ground\/power planes. Offers excellent EMI shielding and lower crosstalk. For multi-gigabit signals like PCIe 5.0, internal stripline routing is highly recommended."}]},{"@type":"HowToStep","url":"https:\/\/www.topfastpcb.com\/blog\/essential-high-speed-pcb-routing-techniques\/#how-to-step-6","name":"Manage Via Stubs via Backdrilling","itemListElement":[{"@type":"HowToDirection","text":"When a signal transitions from layer 1 to layer 3 on a 10-layer board, the remaining copper barrel from layer 3 to layer 10 acts as an antenna. This creates a resonant stub that utterly destroys multi-gigabit signals by creating deep notches in the frequency response. You must specify <strong>backdrilling<\/strong> (controlled depth drilling) to physically remove these unused via stubs. Alternatively, leverage [Any Layer HDI PCB Manufacturing](\/mastering-any-layer-hdi-pcb-manufacturing) to use blind microvias and avoid stubs altogether."}]}],"inLanguage":"fr-FR"}]}},"_links":{"self":[{"href":"https:\/\/www.topfastpcb.com\/fr\/wp-json\/wp\/v2\/posts\/6045","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.topfastpcb.com\/fr\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.topfastpcb.com\/fr\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.topfastpcb.com\/fr\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/www.topfastpcb.com\/fr\/wp-json\/wp\/v2\/comments?post=6045"}],"version-history":[{"count":13,"href":"https:\/\/www.topfastpcb.com\/fr\/wp-json\/wp\/v2\/posts\/6045\/revisions"}],"predecessor-version":[{"id":6392,"href":"https:\/\/www.topfastpcb.com\/fr\/wp-json\/wp\/v2\/posts\/6045\/revisions\/6392"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.topfastpcb.com\/fr\/wp-json\/wp\/v2\/media\/6295"}],"wp:attachment":[{"href":"https:\/\/www.topfastpcb.com\/fr\/wp-json\/wp\/v2\/media?parent=6045"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.topfastpcb.com\/fr\/wp-json\/wp\/v2\/categories?post=6045"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.topfastpcb.com\/fr\/wp-json\/wp\/v2\/tags?post=6045"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}